Congestion and Power Integrity Aware Placement and Routing for 3D Packaging
نویسندگان
چکیده
Abstract— One of the major concerns for a 3-D package is to deal with power supply noise. Decoupling Capacitances (decap) allocation is a powerful technique to suppress power supply noise. In this work we integrate noise analysis and decap estimation in the floorplanning process. We also use the global routers results directly to estimate congestion and tight couple global routing with floorplanning to get a better area/congestion tradeoff. Our experiments prove the quality of our approach. We obtain improvements in both decap amount and congestion with only small increase in area, wirelength and runtime.
منابع مشابه
A Routing-Aware Simulated Annealing-based Placement Method in Wireless Network on Chips
Wireless network on chip (WiNoC) is one of the promising on-chip interconnection networks for on-chip system architectures. In addition to wired links, these architectures also use wireless links. Using these wireless links makes packets reach destination nodes faster and with less power consumption. These wireless links are provided by wireless interfaces in wireless routers. The WiNoC archite...
متن کاملExploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems
Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the sy...
متن کاملArchitectural and Layout Level Optimization of Performance Centric 3D Nanosystem Design
As classic CMOS based integrated circuits hit technology and performance walls, network-on-chip (NoC) and three dimensional integration have been evolved to provide sustainable solutions. Our current research is geared to contribute towards performance centric 3D nanosystem design with architecture and layout optimizations while reducing power dissipation. It has three key aspects. First, archi...
متن کاملCongestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
Effective and congestion-aware routing is vital to the performance of network-on-chip. The efficient routing algorithm undoubtedly relies on the considered selection strategy. If the routing function returns a number of more than one permissible output ports, a selection function is exploited to choose the best output port to reduce packets latency. In this paper, we introduce a new selection s...
متن کاملPower Grid Optimization in 3D Circuits U s i n g MIM and CMOS Decoupling Capacitors
In three-dimensional (3D) chips, the amount of supply current per package pin is significantly more than in twodimensional (2D) designs. Therefore, the power supply noise problem, already a major issue in 2D, is even more severe in 3D. CMOS decoupling capacitors (decaps) have been used effectively for controlling power grid noise in the past, but with technology scaling, they have grown increas...
متن کامل